Clik here to view.
How to apply "ocnYvsYplot" API to a family of waveforms
Hi AllDoes someone know how to apply "ocnYvsYplot" API to a family of waveforms.According to the API manual, "ocnYvsYplot" is not supported for a family of waveforms.But I want to use it in the ADEXL,...
View ArticleClik here to view.
Create symbol from schematic.
Hi all,1. I'm reading info from file.2. The main part. Create library and schematic view. Insert mos device to schematic. After that i need to create symbol, but i stuck on this step. How can i do it ?...
View ArticleClik here to view.
Traversing the sweeps of a family of waveforms to calculate the max turn-on time
Hello:I am trying to make a turn-on time measurement on a transient voltage. This measures how long it takes for a certain voltage to reach a certain Y-value threshold, Yth. However I would like to...
View ArticleClik here to view.
API for adding Calculator Function Categories
Hello:1. Is there a way to add a calculator function category using a SKILL function rather than by defining them in the "template catalog summary file"2. Is there a way to define the category when...
View ArticleClik here to view.
Re-evaluate results with ADEXL
Hello,I can re-run simulations from the terminal after they've bugged for some reason. The corresponding results are then accessible from the results browser, but unfortunatelly when I click on the...
View ArticleClik here to view.
Round off in VerilogA
How do I truncate a value in VerilogA ? I want to control the significant digits of a voltage value inside the VerilogA model. Please help me with this. Thanks. Regards,Aishwarya
View ArticleClik here to view.
Most efficient nested data structure?
I'm writing a script to port a design between processes, and I need some kind of data structure that describes how to make the conversion for every primitive instance of the old process. This would...
View ArticleClik here to view.
How to use variable port width in VerilogA?
Hi all, Recently I am writing a simple verilog-A ADC and using variable-port width for the output bits. After I use "parameter integer nbit=7" in the verilog-A file and finish the verilog-A parsing,...
View ArticleClik here to view.
How to launch function after select lib/cell/view with ddsSyncWithForm() then...
Hi All,https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000nanAEAQ&pageName=ArticleContent&sq=005d0000005nIGZAA2_201711106162892It's a example from...
View ArticleClik here to view.
detect and optional remove dangling/floating schematic lines?
Anyone have a good skill approach to detecting and removing floating or dangling schematic lines? For example, consider a schematic which had a bunch of 3 terminal resistors which were replaced with 2...
View ArticleClik here to view.
Convert a complex list to a string, and back
Hello,Since cdf can't handle list, the solution is to convert this to a string.But how do you convert a list of this type to a string, and back??example = list("example")example->values =...
View ArticleClik here to view.
Plot expression after ADE-XL run
Hello,I have adopted this piece of art from Andrew's post in this thread:historyName=axlGetHistoryName(abXLRunAfterSimGetHistory()) ; example of getting the resDB in this script...
View ArticleClik here to view.
Bounding Hierarchical pCell Field's values
Hello,I wrote a hierarchical, SKILL based pCell. The hierarchical pCell includes a child cell, with few parameters, and a parent cell.I bounded the child pCell numerical parameters fields using the...
View ArticleClik here to view.
Trying to write skill code to return a layer's color
Hi,I'm trying to write code to get each layer's color.The documentation indicates that there is a "fillColors" attribute for a layer, but I don't see that attribute in a sample that I have.techFileID =...
View ArticleClik here to view.
defstruct being re-cast as array in procedure called within procedure
I have three procedures: portDesign(), portCellview(), and loadPortMap().portDesign() is the "top level" procedureloadPortMap() is called within portDesign(), converts a DPL to a 2D association table...
View ArticleClik here to view.
Change default VIA definition
Hi,I change the default via for AP to M9 with:viaSetDefaultValidViaDefs("tsmcN40" "virtuosoDefaultSetup" list("AP_M9_3x3") nil)However when I try to draw a via using:viaGenerateViasInArea(cvId points...
View ArticleClik here to view.
dbGetNeighbor question
I am using the dbGetNeighbor function it returns the correct shape and distance for rectangles, but if the object is a polygon it returns the upper edge rather than the closest edge. Example a L shaped...
View ArticleClik here to view.
find long nest on layout
Hi all,Im about to write a skill that find long nets on a big layout, that filter from the interface down.the purpose is to detect long nets that goes around( or through vias), until they go into an...
View ArticleClik here to view.
SpiceIn terminal name mapping
We need to use SpiceIn to build a Cadence schematic from a CDL netlist that was generated from a different schematic entry tool. Terminal names for primitive devices are not always the same between...
View ArticleClik here to view.
How to dynamic change the number to format ( Writes formatted output to a...
Hi All,How to dynamic change the number 10 ==> 15 ? ( Writes formatted output to a port.)I want 10s is not fixed , it dependents on a interger variable (e.g. a = 10 , a= 15)fprintf( op "%10s\n"...
View Article