Hi all,
I want to check the terminal connection for some device, such as whether the BULK for PMOS is connected to VDD, by using schematic rule check engine. But I have no idea to describe the inherited connection from the top cell. Does anyone know how to do that? Any reply would be appreciated!
Thanks,
Dave