Hi,
I have generated layout using Virtuoso XL and SDL. Is there any way to promote the net/pin names of those PCELLS from the connectivity information it associates??
Regards,
Santhosh
↧
Channel:
Cadence Custom IC Skill Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Custom IC Skill Forum
- Channel Number: 3180850
- Language: English
- Registered On: December 27, 2011, 3:28 am
- Number of Articles: 5067
- Latest Snapshot: April 30, 2025, 5:32 am
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/48
- Publisher: https://community.cadence.com/cadence_technology_forums/f/custom-ic-skill
- Description:
- Catalog: //ardell3.rssing.com/catalog.php?indx=3180850
© 2025 //www.rssing.com